This Can be a special method of go through cycle implicitly resolved for the interrupt controller, which returns an interrupt vector. The 32-little bit handle area is ignored. 1 possible implementation is usually to produce an interrupt admit cycle on an ISA bus using a PCI/ISA bus bridge. Elective PCI https://nathanlabsadvisory.com/nerc-cip-compliance/